Power Efficient Carry Propagate Adder

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Power efficient carry propagate adder

Here we describe the design details and performance of proposed Carry Propagate Adder based on GDI technique. GDI technique is power efficient technique for designing digital circuit that consumes less power as compare to most commonly used CMOS technique. GDI also has an advantage of minimum propagation delay, minimum area required and less complexity for designing any digital circuit. We desi...

متن کامل

Optimal Final Carry Propagate Adder Design for Parallel Multipliers

Based on the ASIC layout level simulation of 7 types of adder structures each of four different sizes, i.e. a total of 28 adders, we propose expressions for the width of each of the three regions of the final Carry Propagate Adder (CPA) to be used in parallel multipliers. We also propose the types of adders to be used in each region that would lead to the optimal performance of the hybrid final...

متن کامل

Self-timed Manchester chain carry propagate adder - Electronics Letters

For cube 3, b{ 7,12,14,15) *c’{ 2,6,11,14,l 5)*d{ 6,11,14,15) *d{ 7, 12,14,15), we can obtain test vectors that sensitise a path {d,6,11,14,15} or a path {d,7,12,14,15}. However, these test vectors cannot detect the path delay faults along the path {d,6,11,14,15} or the path {d,7,12,14,15} because they sensitise more than one path. The path {d,6,11,14,1S} and the path {d,7,12,14,15) are uiitest...

متن کامل

An Efficient Low Power Ripple Carry Adder for Ultra Applications

The main goal of this paper is to provide new low power solutions for very large scale integration. Designers especially focus on the reduction of the power dissipation which shows increasing growth with the scaling down of the technologies. In this paper various technologies at the different levels of the design process have been implemented to reduce the power dissipation at the circuit, arch...

متن کامل

Design of Area and Power Efficient Modified Carry Select Adder

Adders are one of the widely used digital components in digital integrated circuit design. The Carry Select Adder (CSA) provides a good compromise between cost and performance in carry propagation adder design. However, conventional CSA is still area-consuming due to the dual ripple carry adder (RCA) structure. In this paper, modification is done at gate-level to reduce area and power consumpti...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of VLSI Design & Communication Systems

سال: 2013

ISSN: 0976-1527,0976-1357

DOI: 10.5121/vlsic.2013.4312